Abstract-Real-world applications such as image processing, signal processing, and others often contain a sequence of computation intensive kernels, each represented in the form of a nested loop. High-level synthesis (HLS) enables efficient hardware implementation of these loops using high-level programming languages. HLS tools also allow the designers to evaluate design choices with different trade-offs through pragmas/directives. Prior design space exploration techniques for HLS primarily focus on either single nested loop or multiple loops without consideration to the data dependencies among them. In this paper, we propose efficient design space exploration techniques for applications that consist of multiple nested loops with or without data dependencies. In particular, we develop an algorithm to derive the Paretooptimal curve (performance versus area) of the application when mapped onto FPGAs using HLS. Our algorithm is efficient as it effectively prunes the dominated points in the design space. We also develop accurate performance and area models to assist the design space exploration process. Experiments on various scientific kernels and real-world applications demonstrate that our design space exploration technique is accurate and efficient.
I. INTRODUCTION
Current-and next-generation applications in many embedded system domains demand high performance that cannot be satisfied with general-purpose processors. The ASICs can provide the best performance at lowest power budget; but they suffer from huge design efforts and lack of flexibility. Compared to ASICs, Field Programmable Gate Array (FPGA) devices have the advantages of re-programbility and much lower cost. In addition, high spatial parallelism and substantially increased capacity make FPGAs amenable to tailoring according to individual applications. Thus FPGAs have become attractive to the designers and have gained market traction for the past two decades. However, the complex hardware programming models such as low-level hardware description languages (Verilog/VHDL) and synthesis flow make FPGAs inaccessible to average developers, which hinders its acceptability. This productivity gap has led to the emergence of high-level synthesis (HLS) that allows designers to focus on high-level specifications such as C/C++, SystemC, Matlab etc. and automatically transforms such high-level specifications into low-level implementations in the form of Register-transfer level (RTL) circuits or gate-level netlists.
After decades of sustained endeavour, both academic [7] [8] [9] [24] and industrial [1] [4] [23] [25] [26] tools have emerged as mature solutions for high-level synthesis. Not only these tools can generate hardware implementation from highlevel programming language specifications, but they also give the designers multiple implementation choices (e.g., loop unrolling factors) in the form of pragmas/directives. This allows the designers to perform in-depth design-space exploration (DSE) that evaluates numerous hardware implementations through HLS tools and returns a set of Pareto-optimal points in the multi-objective design space optimizing latency, power, throughput and area. However, the huge complexity of the design space coupled with the non-negligible runtime of HLS tools renders it impossible to perform exhaustive DSE for relatively complex applications. This makes the dream of a push-button solution for design space exploration of entire application un-achievable at this point.
To address this challenge, we propose an efficient DSE technique to obtain the Pareto-optimal curve (performance vs. area) for an application mapped onto FPGAs using HLS. Our DSE algorithm prunes the design space by effectively eliminating dominated configurations instead of evaluating all the possible configurations. This pruning can significantly reduce the number of invocations of the HLS tool. We also develop accurate performance and area prediction models for our DSE algorithm, further scaling down the need to invoke HLS for the remaining design points.
More concretely, as real-world applications often contain a sequence of computation intensive kernels represented by nested loops, we target automated design-space exploration to map multiple nested loops onto FPGAs using HLS. Existing works [3] [5] [17] [20] that target a single nested loop or multiple loops often ignore interactions and data dependencies among the loops. In this paper, we consider the dataflow dependencies among the loops as our experimental evaluation reveals that such interactions among multiple loops can not be neglected. Experimental evaluation with real-world benchmarks show that the set of Pareto-optimal points predicted by our solution is very close to the Pareto-optimal points identified through exhaustive search, whereas the runtime of our DSE algorithm is 235X faster, on an average, compared to exhaustive search.
II. BACKGROUND AND MOTIVATION
Real-world applications in image processing, signal processing, etc., often contain multiple (single or nested) loops.
978-1-4799-6492-5/14/$31.00 ©2014 IEEE Using HLS tools, we can convert these loops described in high-level languages such as C/C++ or SystemC into efficient FPGA-based hardware implementations. Moreover, modern HLS tools such as Xilinx Vivado [26] feature with a variety of pragmas/directives such as loop unrolling, pipelining, etc., for loop performance optimizations. By using the pragmas differently, we can have multiple different implementations with performance and area tradeoff.
The loops contained in an application are often related via dataflow dependencies. Fig. 1 illustrates the dataflow feature using the Rician Deconvolution [19] application in medical imaging domain. There are two loops in the application. The two loops are dependent as the first loop produces the array g, which is consumed by the second loop. Dataflow optimization aims to minimize the initiation interval (II) of the top-level function (e.g., rician function) containing the loops, where the II is defined as the number of cycles between consecutive initiations of the function [11] [15] [26] . In this example, without dataflow optimization, each loop executes in isolation and the II of the function is the sum of the execution time of the two loops. With dataflow optimization, loop instances from different iterations of the function can execute in a pipelined fashion thereby reducing the II. As throughput is the inverse of II [26] , minimizing II leads to improved throughput.
A. Motivating Example
For each individual loop in Figure 1 , we optimize it through loop unrolling. For each loop, we set the loop bound to be 6 and vary the unroll factor ({1, 2, 3, 6}). We also consider to enable or disable the dataflow between the two loops. Thus, there are 512 (2*4*4*4*4) design points in total. Fig. 2 presents the initiation interval versus area design space using Vivado HLS. We define the area in terms of Weighted Area (WA) and Area Efficiency (AE). WA and AE are defined using the following equations: where BRAM, DSP, FF and LUT represent the available BRAM, DSP, Flip-Flop, and LUT resources of a given FPGA platform, while bram, dsp, ff and lut are FPGA resources utilized by the current pragma configuration. We define area as,
That is, when AE is less than or equal to 1, area is the sum of the resource usage utilization ratio of different resource types; otherwise, the design has already exceeded the FPGA resource budget, and we set area to α. We use 4 for α in this paper. In Fig. 2 , the red stars represent the Pareto-optimal curve without dataflow directive, while the black triangles represent the Pareto-optimal curve with dataflow directive. The results clearly demonstrate that data flow optimization plays a critical role. In terms of II, the best design point on the Paretooptimal curve with dataflow is 30% better than that without dataflow. However, the current DSE techniques using HLS tools [2] [3] [17] [20] [27] primarily focus on optimizing individual loops and ignore the dataflow feature between loops. Table I presents the detailed II results for a subspace of the entire design space. Dataflow = 1 means that we enable dataflow and vice versa. The unrolling factor "2_1_1_1" represents the unroll factor for each loop, where the first 2 and 1 are unroll factors for the outer and inter loops of loop 1. For this subspace, we do not optimize loop 2. Thus, the unroll factor for its outer and inner loop are 1. From Table I , without dataflow optimization, II is equal to the sum of execution time of loops in the application. When dataflow feature is enabled, II is equal to the execution time of the longest loop. This is because the two consecutive instances of the same loop can not be executed concurrently. Thus, to minimize the II for an application with data dependent loops, we have to optimize the longest loop. The DSE in this case is more challenging as a different loop can become the longest loop after the original longest loop is optimized. In Section III, we develop our efficient DSE algorithm to overcome this challenge. Vivado HLS takes from seconds to minutes to synthesize each configuration. The total design space exploration time for this simple example is about 90 minutes. However, when the complexity of the applications continues to grow, exhaustive design space exploration becomes infeasible. Thus, we urgently need a design space exploration technique to efficiently and accurately obtain the pareto-optimal curve.
B. Problem Formulation
Let us consider an application kernel K that consists of n loops
where N K is the total number of kernel configurations. For a kernel configuration KC t , it is represented by lc 1 , lc 2 , ..., lc i , ..., lc n , where
The execution time of a loop L i is represented by E i . In this work, for each loop, we consider loop unrolling for performance optimization. We do not consider loop pipelining. Thus, the initiation interval II i of a loop of loop L i is represented by u i1 , u i2 , ..., u ij , ..., u imi , where u ij is the loop unrolling factor configuration for the j th -level loop L ij . U F ij consists of all loop unrolling configurations {uf
The total configurations for a kernel K is calculated by,
Finally, the design space is doubled if we consider dataflow feature.
The area A K of K is calculated as
The initiation interval II K of K is defined below,
Our goal is to derive the Pareto-optimal curve with initiation interval and area trade-off.
Pareto-optimal Curve: Let D be the design space of a kernel K consisting of all design points. Let
We are interested in identifying a curve that consists of all possible Pareto-optimal
Q denotes the number of Pareto-optimal solutions for a kernel K. The Pareto-optimal curve captures the different performance-area tradeoffs [6] [16] . Each
in this curve has the property that there does not exist any configuration with a triple (KC t , II
with at least one of the inequalities being strict. Thus, for any (KC t , II
with at least one of the inequalities being strict. The set D − P consists of all the dominated solutions, dominated by elements in the Pareto-optimal set P.
III. AUTOMATED DESIGN SPACE EXPLORATION
The main goal of our automated DSE problem is to efficiently explore the design space and provide an approximate Pareto-optimal curve with performance (II) and area tradeoff. The exhaustive search that evaluates each configuration using HLS tools and then builds the pareto-optimal curve is infeasible for large applications. In contrast, we improve the exploration time through performance estimation and efficient search algorithms.
A. Framework Overview
Our automated DSE framework is shown in Fig. 3 . The input to our DSE is the synthesizable C code of an application. The DSE framework consists of Code Detection, Area/Performance Prediction, Dataflow Detection, Search Algorithm.
The Code Detection component detects the loops, number of loop levels in a nested loop, and loop bound information. Area/Performance Prediction component predicts the area and initiation interval of different configurations. Dataflow Detection component checks whether the dataflow can be enabled or not. With dataflow enabled, we use Search With Dataflow algorithm to estimate the Pareto-optimal curve; othewise, it will use Search Without Dataflow algorithm. The output of the search algorithm is the pareto-optimal curve.
B. Area and Performance Prediction Models
In order to reduce the number of invocations of HLS tools, we need to perform DSE based on area and performance estimates. To develop accurate area/performance models, we 
where uf si1 i1 is the unrolling factor for the innermost-level loop L i1 in loop L i , and c r i = u i1 , u i2 , ..., u imi is the unrolling configuration for all the nested levels of loop L i . We obtain A i (c 2) Performance Prediction Model: We have observed that the execution time E i of a loop L i can be estimated using iteration latency 1 of its innermost-level loop L i1 . We
} as a set containing iteration latency with all available unrolling factors U F i1 of L i1 . The loop bound set of loop L i is B i = {B i1 , B i2 , ..., B ij , ..., B imi }, where B ij is the loop bound of the j th -level loop L ij . Then, execution time E i of a loop L i with configuration u i1 , u i2 , ..., u imi can be estimated 1 Iteration latency (IL) is the latency for a single iteration of the loop as follows,
where, c is a constant representing extra cost. We set c as 2 in our work to account for the additional cycles in entering and exiting the loop. For a single-level loop L i (m i
For our performance and area estimation, we need to sample a few configurations by invoking the HLS tools. For example, the benchmark MTT2 has a design space with 15,552 design points, whereas the number of pre-invocation of HLS is only 30.
For a kernel K containing multiple loops without dataflow feature, the initiation interval II K is calculated by Equation 7a; for a kernel K with dataflow feature, the initiation interval II K of the kernel is constrained by the most time-consuming (worst-case execution time) loop as shown in Equation 7b.
C. Algorithm Description
The Dataflow Detection component checks whether dataflow feature can be enabled for the application. Depending on the outcome, we use different search algorithms.
1) Search Algorithm with Dataflow Feature
Algorithm 1 is used to select the Pareto-optimal design points DP for a kernel K with dataflow feature. The general idea of this algorithm is that we always focus on optimizing the longest loop to minimize the II of the kernel. Once the original longest loop is optimized and is no longer the bottleneck, we switch to explore the new longest loop for minimizing the II.
A Pareto-optimal design point here is represented as of loop lm with the new top element in EQueue lm ; otherwise, the loop with the largest execution time will be loop ls in which case we start exploring the new most time-consuming loop.
Since initiation interval II K of the kernel is dominated by the longest execution time of loop lm as shown in Equation 7b, we terminate the algorithm by returning DP when all levels in loop lm have been explored, i.e. (EQueue lm = ∅).
2) Search Algorithm without Dataflow Feature Algorithm 2 performs design space exploration for kernels without dataflow feature. The general idea of this algorithm is that starting from the area budget A equal to the original kernel area A 
That is, given an area budget A, we explore all the possible configurations of loop L i and select the one that results in the minimum execution time for the kernel K considering loops L 1 , L 2 , ..., L i . The base case for loop L 1 is calculated by the following equation,
The minimum execution time for loop L 1 , L 2 , ..., L n within the area budget A corresponds to K n (A). Based on the Equation 7a the initiation interval II K is equal to K n (A).
IV. EXPERIMENTAL RESULTS
In this section, we first describe the experimental setup for the evaluation of our method. Next, we present the experimental results.
A. Experimental Setup
In order to evaluate the effectiveness of our method, we utilize six benchmarks. Each benchmark consists of multiple nested loops with or without dataflow feature. These benchmarks are image processing applications used in [10] and an automotive Multi-Target Tracking System (MTT) application [21] . Table II summarizes the benchmarks used in our evaluation. As the huge design space (around 2 64 points) of the MTT benchmark surpasses the capability of exhaustive search, we manually split it into four smaller kernels, each performing a different stage in the application. We run our DSE algorithm on Intel Xeon CPU E5-2620 core running at 2.10GHz with 64GB RAM. The target FPGA platform is Xilinx ZC702 Evaluation Kit [22] and we utilize Xilinx Vivado HLS version 2013.3 to synthesize the C code into Verilog RTL and obtain performance/area information for all the design points of our benchmarks. Vivado HLS reports the minimum and maximum II. We use the maximum II to accommodate the worst case performance. The area metric defined by Equation 2 is used for FPGA area.
B. Experimental Results
The error of the area/performance models is calculated by the arithmetic mean of difference between real results via Vivado HLS and predictions for all the configurations. Experimental results show 4.05% and 3.92% error for the area and performance prediction model for our six benchmarks, respectively. This demonstrates the accuracy of our prediction models.
For evaluating our approach, we exhaustively run all the design point combinations for all benchmarks to obtain the Pareto-optimal curve as our reference. Figure 4 shows the Pareto-optimal curves for all benchmarks using exhaustive search and our method. It provides an intuitive visual summary of exploration results. MTT1 benchmark has dataflow feature and its Pareto-optimal curves applying the dataflow or non-dataflow pragma using exhaustive method are plotted in Figure 4c . It can be observed that the Pareto-optimal curve with dataflow (green line with stars) has higher quality performance-area trade-offs than the curve without dataflow (red line with rectangles). This confirms our observations from the motivating example in section II. The approximate Paretooptimal curve DSE_WITH_DF (orange line with triangles), obtained by our method follows the trend of the Pareto-optimal curve with dataflow Exhaustive_With_DF (green line with stars) and is quite close to it. However, from the figure, we can observe that the approximate Pareto-optimal curve by our method does not cover all the Pareto-optimal design points on the curve Exhaustive_With_DF. The loss of a small set of Pareto-optimal points is a side-effect of errors introduced by performance/area prediction models. The rest of the graphs in Figure 4 illustrate similar behavior for other benchmarks.
Moreover, in order to measure the quality of an approximate Pareto-optimal curve, we borrow the metric of average distance from reference set (ADRS) utilized by [13] [20] . In our case, we consider a two-objectives (Initiation Interval II vs. area A) DSE problem. ADRS is used to measure the distance between an exact Pareto-optimal set Π = {π 1 , π 2 , ...|π i = (l, a), l ∈ II, a ∈ A} and an approximate Pareto-optimal set Λ = {λ 1 , λ 2 , ...|λ j = (l, a), l ∈ II, a ∈ A}:
where δ is defined by,
ADRS is usually represented by percentage. The lower the ADRS, the better is the quality of the approximate set Λ with respect to Π. Table III summarizes the ADRS for our method. The maximum difference among the benchmarks is less than 4%, which means the approximate Pareto-optimal curves obtained by our method are of high quality. To demonstrate the efficiency of our approach, we also compare exploration time for obtaining the approximate Pareto curve using our approach with that of exhaustive method. For the exhaustive method, the total exploration time consists of the time to run Vivado HLS for all the design points. For our approach, the total exploration time comprises of selective invocation of Vivado HLS and the time spent on our algorithm. It is important to note that time spent on the algorithm is negligible when compared to that of Vivado HLS for one configuration. In addition, we also compare with the method proposed in Schafer's work [2] . However, their work [2] ignores dataflow feature. For a fair comparison, we extend their technique with dataflow feature. The algorithm they have proposed has two steps: (1) Exhaustively perform DSE using HLS for each loop in a kernel and extract the Pareto-optimal sets for individual loops and (2) Combine the configurations of design points in the Pareto-optimal sets for individual loops and invoke HLS again for extracting the Pareto-optimal set for the kernel. The exploration time comparison is shown in Table IV . Our method is, on an average, 235x faster than exhaustive method. The speedup increases as design space enlarges. For MTT2 kernel, the speedup is up to 520x compared with exhaustive method. Moreover, we obtain 9x speedup in exploration on an average compared to [2] . In summary, our technique can perform design space exploration efficiency and return design points with high quality.
V. RELATED WORK
Design space exploration (DSE) for FPGAs is a multiobjective optimization problem. The problem is to resolve conflicting objectives by finding the points on the Paretooptimal curve. Typical objectives for this exploration are performance (latency/throughput/initiation interval) and area. Existing approaches in DSE for FPGAs can be classified into the following two categories: [2] for solving HLS design space exploration prob-lems. They first parse kernels into a set of clusters which consist of loops, functions and arrays. Then they exhaustively search each cluster by invoking HLS tools with all possible configurations to find the local Pareto-optimal points. Finally, they combine the local Pareto-optimal configurations and invoke HLS tools again to find the global Pareto-optimal points. As they need actual simulation/synthesis to acquire design points at every step, their method suffers from long simulation/synthesis runtime. Instead of invoking HLS tools frequently, Schafer et al. [3] and Liu et al. [20] propose machine learning algorithms for this problem. Learning-based algorithms guide the design space exploration by predicting design points. This helps to reduce the total runtime to perform design space exploration. Compared with local-search algorithms, learning-based methods require shorter simulation/synthesis runtime. However, the learning-based approaches search all possible configurations without any pruning. Apart from the time-consuming training step to obtain a learning model, the learning model is only trained with one application in [20] . Thus the accuracy of this learning model for a new application with different features is not clear.
Prior [20] focus primarily on nested loops ignoring dataflow (producer-consumer) dependence among them. Design space exploration for loops with dataflow dependence is still not well studied. This work proposes efficient design space exploration techniques for applications that consist of multiple nested loops with or without dataflow dependence. In addition, instead of searching all possible configurations [2] [3] [14] [20], we prune the design space by eliminating the dominated configurations. Accurate performance and area models are also developed to assist the design space exploration to reduce number of invocation of the HLS tool. To show the accuracy and efficiency of our design space exploration technique, various scientific kernels and real world applications are tested in our work.
VI. CONCLUSION We have presented an efficient and accurate design space exploration technique using HLS for applications consisting of multiple nested loops with or without data dependencies. Experimental results demonstrate that our method can perform DSE for applications with huge design space (more than 10,000 design points) and provide an approximate Paretooptimal curve within at most nine minutes. The proposed method runs 235x faster than exhaustive search and 9x faster than Schafer's method [2] on an average. The quality of the obtained Pareto-optimal curve is very close to the optimal. The efficiency and accuracy of our method open up opportunities for design space exploration of more complex application kernels on FPGAs using HLS. 
